



UNIVERSITÀ DI PISA

HIGH PERFORMANCE COMPUTING

GABRIELE MENCAGLI

Anno accademico

2018/19

CdS

INFORMATICA E NETWORKING

Codice

532AA

CFU

9

Moduli	Settore/i	Tipo	Ore	Docente/i
HIGH PERFORMANCE COMPUTING	INF/01	LEZIONI	72	GABRIELE MENCAGLI

Obiettivi di apprendimento

Conoscenze

Parallel Processing Methodologies
Shared-memory Parallel Architectures
Distributed-memory Architectures
Interconnection networks (basics)
Cost models and methodologies for performance evaluation

Modalità di verifica delle conoscenze

Homeworks during the course (optional), written and oral exam.

Capacità

Ability to model, analyze and implement parallel processing systems at any level, both processes and their run-time support implementations, and firmware (knowledge about the behavior of HPC-enabling platforms).

Modalità di verifica delle capacità

Homeworks during the course (optional), written and oral exam.

Prerequisiti (conoscenze iniziali)

The needed background in Computer Architecture includes basic concepts in system level structuring, modularity and parallelism design principles, hardware and firmware machine level, assembler machine level, processes and their run-time support, communication, operating systems functionalities, input-output, memory hierarchies and caching, instruction level parallelism, optimizing compilers. In the University of Pisa such concepts and techniques are studied according to a Structured Computer Architecture approach and stressing the issues of performance evaluation, cost model and design techniques. This required background is contained in the following recommended reading:

M. Vanneschi, Structured Computer Architecture Background: Appendix of the High Performance Computing course textbook High Performance Computing –Parallel Processing Models and Architectures, by M. Vanneschi. This Appendix has been ad-hoc written for Computer Science and Networking students, and are based on the Italian book “Architettura degli Elaboratori”, Pisa University Press.

Programma (contenuti dell'insegnamento)

This course deals with two interrelated issues in high-performance computing:

1. fundamental concepts and techniques in parallel computation structuring and design, including parallelization methodologies and paradigms, parallel programming models, their implementation, and related cost models;
2. architectures of high-performance computing systems, including shared memory multiprocessors, distributed memory multicomputers, clusters, and others.

Both issues are studied in terms of structural model, static and dynamic support to computation and programming models, performance evaluation, capability for building complex and heterogeneous applications and/or enabling platforms, also through examples of application cases. Technological features and trends are studied, in particular multi-/many-core technology and high-performance networks.

Attending and studying this course requires proper background knowledge in Structured Computer Architecture. Appendix of the text book contains a detailed review of basic concepts and techniques in Structured Computer Architecture according to the approach and treatment at the Computer Science Department of the University of Pisa.

Course outline: the course is structured into two parts:

1. *Structuring and Design Methodology for Parallel Applications*: structured parallelism at applications and process levels, cost models, impact of communications, parallel computations as queueing systems / queueing networks, parallel paradigms (Pipeline, Data-flow, Farm, Function



UNIVERSITÀ DI PISA

partitioning, Data parallel), parallel systems at the firmware level, instruction level parallelism (Pipeline, Superscalar, Multithreaded CPUs), SIMD architectures and GPUs;

2. *Parallel Architectures*: shared memory multiprocessors (SMP and NUMA architectures), distributed memory multicomputers (Clusters and MPP architectures), run-time support to interprocess communication, interconnection networks, performance evaluation and multicore architectures.

Bibliografia e materiale didattico

Text book: M. Vanneschi, *High Performance Computing: Parallel Processing Models and Architectures*. Pisa University Press, 2014.

Modalità d'esame

Written and oral exam

Ultimo aggiornamento 27/09/2018 16:03